The needs for efficient heat removal and superior thermal conduction in nano/micro devices have triggered tremendous studies in low-dimensional materials with high thermal conductivity. Hexagonal boron nitride (h-BN) is believed to be one of the candidates for thermal management and heat dissipation due to its novel physical properties, i.e. thermal conductor and electrical insulator. Here we reported interfacial thermal resistance between few-layer h-BN and its silicon oxide substrate using differential 3ω method. The measured interfacial thermal resistance is around ~1. 
Introduction
Recent advances in nanotechnology and material science enable us to fabricate electronic and optoelectronic devices down to nano/micro scale. With further miniaturization of modern electronics, the accumulated high-dense waste heat can rise the operating temperature into a high level where heat dissipation and thermal management become crucial for the performance and stability of the devices [1] . To this end, nanomaterials with superior thermal conductivity (κ) are proposed and attract condensed studies in the last few decades. Two-dimensional (2D) materials, e.g. graphene (with κ up to ~5300 Wm -1 K -1 ) and hexagonal boron nitride h-BN (with κ up to ~200 Wm -1 K -1 to ~500 Wm -1 K -1 ), are believed to be potential candidates for efficient heat removal due to their high in-plane thermal conductivity [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] .
Single layer graphene holds superior thermal conductivity due to the light element weight of carbon atoms and the strong bonding between them. Its thermal conductivity increases with thickness and approaches that in bulk graphite [11, 12] , making supported multi-layer graphene a prospective material for thermal management applications in nanoelectronic circuits. Due to the geometric similarity, h-BN also holds a high thermal conductivity [2, 13, 14] . However and more importantly, despite the large in-plane thermal conductivity, the interfacial thermal resistance between 2D materials and substrate dominates the thermal conduction, which plays a critical role in performance and current saturation of field-effect transistors.
A number of heterostructures of stacked 2D materials, such as graphene/h-BN, MoS 2 / h-BN and black phosphorous/h-BN, have emerged recently [15] . The in-plane electrical transport of graphene in graphene/h-BN heterostructure has much higher mobility than that in graphene/SiO 2 , and reaches an ultra high value of 1,000,000 cm 2 V −1 s −1 at low temperature [16, 17] . In this type of 2D structures, the applied large in-plane electrical voltage could result in local heating and hot spot, making the thermal management become a bottleneck for device performance.
Many attentions have been paid to study the role of phonon-phonon interaction in heat conduction between graphene and the related dielectric substrate, comparing to the rare study in the interface between h-BN and the dielectric substrate. In this paper, we studied the interfacial thermal resistance of metal/h-BN/SiO 2 heterostructure using 3ω method. 
Materials and Method
Before measuring the interfacial thermal resistance in metal/h-BN/SiO 2 heterostructure, we utilize standard 3ω method to measure the thermal conductivity of silicon oxide thin film and the silicon substrate underneath, to test the validation of 3ω method and estimate its measurement uncertainty or error bars.
Measuring thermal conductivity of silicon wafer using 3ω method
A thin Cr/Au (5nm/50nm) electrode, with 3μm in width and 33μm in length, was firstly deposited onto SiO 2 /Si wafer using E-beam lithography and thermal evaporation. An AC-current with frequency of 1ω was applied into the electrode, introducing a temperature fluctuation with frequency of 2ω. The resistance of the electrode can be treated to have a linear dependence with temperature when the temperature rise is small enough. Consequently, an AC voltage with frequency of 3ω can be detected in the electrode, whose amplitude vs. frequency is related to how much heat dissipating into the substrate, i.e. the thermal conduction of the substrate. When the heat penetration depth λ is much larger than the half width of the electrode but smaller than the thickness of silicon substrate, the thermal conductivity of silicon substrate can be simplified into [18, 19] 
where κ bulk is the thermal conductivity of silicon, R is the resistance of electrode, l is the length of electrode, V is the voltage with frequency ω, V 3ω,1 and V 3ω,2 are the measured 3ω-voltage at two different frequencies, i.e. ω 1 and ω 2 , respectively. T 2ω is the temperature rise in electrode, which can be calculated from:
.
To test the validation of the measurement setup of 3ω method, we firstly measured thermal conductivity of silicon wafers. Figure 1a shows [20] , respectively. Our measured thermal conductivity of the silicon substrate with electrical conductivity of ~1×10 2 S/cm is consistent with the existing results reported by other groups (Figure 1c ).
Measuring thermal conductivity of SiO 2 thin film using differential 3ω method
In this section, the design and setup of differential 3ω method for thin film thermal conductivity measurement are described. The same method was used to measure interfacial thermal resistance of metal/h-BN/SiO 2 interface, which will be shown later. Here, two SiO 2 /Si samples with different thickness of SiO 2 are used. A thin Cr/Au (5nm/50nm) electrode, with 3μm in width and 33μm in length, was deposited onto SiO 2 /Si wafers with the SiO 2 thickness chosen to be 100 nm and 300 nm,
respectively. An AC-current was applied into electrode and introduces a temperature rise in the electrode, but with different amplitude, i.e. T 2ω(100nm) and T 2ω(300nm) for 100nm-thick SiO 2 and 300nm-thick SiO 2 , respectively. When heat penetration depth λ is smaller than the thickness of silicon wafer, and half width of electrode is much larger than thickness of SiO 2 , the thermal conductivity of SiO 2 can be calculated from [21] [22] [23] [24] : ,
where , which is slightly low than that in bulk SiO 2 due to the phonon-surface scatterings (Figure 1d ) [25] . The thermal conductivity decreases with decreasing temperature with no visible peak at lower temperature, which is the fingerprint of amorphous materials. film. The data from reference [25] are listed for comparation.
Fabrication of metal/h-BN/SiO 2 interface and the measurement details
The sample fabrication process is summarized in Figure 2 . Boron nitride flake with size larger than 30μm was deposited onto 300nm-thick SiO 2 /Si wafer by exfoliation using scotch tape method ( Figure   2a & 2b) . Next, the samples were annealed in mixed gas of 5％H 2 /95％Ar with flow rate of 400ml/min at 400 ℃ for three hours to remove possible organic residues and to improve the interface, followed by standard E-beam lithography and lift-off process (Figure 2c & 2d) . To facilitate the differential 3ω measurement, two identical electrodes (or heaters) were fabricated onto the sample wafer, namely, one on the surface of h-BN flake and the other one directly on SiO 2 (the reference electrode in Figure 2c ).
At the final step, O 2 plasma was used to pattern h-BN flakes to match the shape of the metal electrode (Figure 2e & 2f) , with the purpose to eliminate heat dissipation in lateral direction and to ensure that heat flow in one dimension from electrode to the substrate.
The measurement was conducted in the temperature ranging from T=50K to T=300K in a Variable
Temperature Instrument (Janis ST-400 VTI) with vacuum better than 1×10 -4 pa. The AC-current frequency was swept from 200Hz to 10000Hz (Figure 3a ) and the temperature difference ΔT 2ω was taken at ω=1000Hz. We have confirmed that the ΔT 2ω keeps a constant value in the full sweeping range.
For example, the contact resistance taken at 200Hz, 1000Hz and 2500Hz fluctuate within 1.5 % at T=300K. In this sample geometry, the measured thermal resistance is consisted of the contribution from 
Results and Discussions
Four metal/h-BN/SiO 2 interfaces with different thickness (1nm, 1.5nm, 3.7nm and 12.8nm) were measured. Based on the Atomic Force Microscope measurement and optical microscope, the h-BN samples with 1nm and 1.5nm in thickness are believed to be monolayer and bilayer (or tri-layer), respectively. The interfacial thermal resistance of these four samples demonstrate weakly temperature dependence and increase slightly with decrease of temperature (Figure 3b ), similar to previous observation on that in graphene/SiO 2 interface (stars in Figure 3b) This is consistent with our results in thicker samples (from 3.7nm to 12.8nm) that the thermal resistance is thickness independent (the slight increase is probably due to the cross-plane thermal resistance in h-BN). More interestingly, we observed a strong thickness-dependent thermal resistance in the measured temperature between 50K and 300K with h-BN thickness changing from 1nm to 3.7nm.
The measured room temperature interfacial thermal resistance increase from ~1.6×10 resistance is also supported by the fact that the measured interfacial thermal resistance is much larger than that in h-BN/SiN x interface which was fabricated by PMMA-mediated wet transfer method [13] . 
